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Modeling of Intra-Cell Defects in CMOS SRAM
W. K. Al-Assadi, Y. K. Malaiyat, and A. P. Jayasumana
Electrical Engineering Department
t Computer Science Department
Colorado State University
Fort Collins, CO 80523
all the faults can be considered to be stuckat-0/1 in the memory array, with the addition of of state transition faults and data retention faults. Test algorithms for SRAMs,
based on physical spot defects, which are
modeled as local disturbances in the layout
of an SRAM cell and translated to defects in
the corresponding transistor diagram, have
been proposed.

Abstract

The eflect of defects within a single cell
of a static random access memory (SRAM)
is examined. All major types of faults, including bridging, transistor stuck-open and
stuck-on, are examined. A significant fraction of all faults cause high IDDQ values to
be observed. Faults leading to inter-cell coupling are identified.

In this paper, we examine fault models for
the SRAM cell at the transistor level. We
consider both functional and IDDQ monitoring. All major transistor faults are considered assuming hard shorts for the bridging faults.

1. Introduction
With the increase of cell density, not only
does the probability of memory failures increase, but the nature of the failure modes
becomes more complex and subtle [l, 21.
Many RAM test algorithms based on different fault models have been proposed. Activeness of test algorithms depends on the
accuracy of the fault model, which is used
to represent the physical failures [2, 31. A
widely used fault model for RAM devices
was proposed by Nair et. a1 [4]. In this
model, defects in the address decoder and
the Read/Write logic are mapped onto functionally equivalent faults in the memory array. The advantage of this model is that

2. Faults in Register Storage Elements

Recent studies have shown that the traditional stuck-at fault model is insufficient 'for
modeling faults in storage elements. Reference [2] shows that a significant fraction of faults cannot be modeled as input/output stuck-at-0/1 for elementary register storage elements. Consider for example, the transmission-gate latch in Figure 1. Some faults cause the cell to ex-
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hibit data-feed-through behavior, i.e. the
input data D or D is propagated to the
output. Other faults cause the cell to exhibit clock-feed-through, i.e CLK or CLK
is propagated to the output. These effects
are discussed in [5] shows in detail. Besides the feed-through behaviors, some faults
cause logic non-retention problems, always
(NR) or conditionally (CNR). This means
that cell works properly in the transparent
phase, but not in the latching phase. Indeterminate faults are regarded to be parametric because they can be detected only
by monitoring the quiescent supply current
(IDDQ). Table 2 summerizes the faulty behavior of the cell in Figure l.
CLK

3. Detailed Examination of the S R A M

Cell
The static cells used in memory chips also
use feedback to retain the latched signal.
However a new logical value is forced in using a higher strength signal on the bit or bit,
rather than gating it in using a clock signal.
The common CMOS SRAM cell is shown
in Figure 2. Two PMOS transistors are used
as pull-up loads for the bit and bit lines. The
pull-down transistors of the cross-coupled
inverters are chosen to be two or three times
wider than the pass transistor in order to
avoid charge sharing during read operation.
The two pull-up transistors of the inverters
have minimum size to retain charge lost due
to leakage current [6]. Although this cell
is a storage element, the observations given
in [3] for the fault analysis of the elementary storage elements cannot be applied for
SRAM cells. This is because the SRAM is
a symmetric structure with complimentary
bidirectional inputs/outputs and the cell is
only indirectly observable via the read circuitry. Here we consider all possible transistors stuck-on, stuck-open and bridging
faults. Behavior of the cell under stuckon/open faults is given in table 2. The results presented depend on the transistor sizing and the read circuitry. ‘I’ corresponds to
IDDQ testable and ‘i’ corresponds to indeterminate behavior, which depends on the
signal strength. Possible inter-cell coupling
is indicated using the cx notation. For example ‘cb’ corresponds coupling involving
the bit line. In the table, ‘by, ‘&’,and ‘w)

.4 .4
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Figure 1: The Transmission-gate latch

Table 1: Behavior of the transmission-gate latch
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is true for the stuck-on fault in transistor

A

6. Stuck-open faults in transistors 2 and
4 cannot affect the functional behavior of
the cell. Stuck-on faults in transistors 3 and
5, not only change the functional behavior,
but cause increase in IDDQ due to the path
between V d d and V,, when the fault is activated.

a

Figure 2: The SRAM cell

Consider stuck-open fault in transistor 1.
This fault isolates node X from the bit line.
The write operation is not affected because
of the signal received from bit. During the
read operation, the bit line is pulled-up,
while the bit functions properly. This suggest that observing this fault depends on the
read circuitry of the sense amplifier. If the
design is such that the circuit responds to
the variations in bit line faster than that of
the bit, then this fault appears as stuck-at-1.
The sense apmlifier may cause high IDDQ
when both bit and bit signal are 1. Similarly stuck-open fault in transistor 6 can
be modeled as stuck-at-0. Stuck-on fault
in transistor 1 connects the bit line with
node X. The behavior of the fault is dependent on the logic value of node X and
the relative strengths of the signals and is
thus termed indeterminate. This fault can
cause coupling between this cell and other
cells through the bit line (cb). The same
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II
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II fault-free. I II
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Table 2: Behavior of the S U M cell under Stuckonlopen faults

The behavior of the cell under all possible
shorts is also examined. Results in Table 2
show that most faults change the functional
behavior with increase in IDDQ during the
write cycle. Some shorts causing the cell to
be stuck-at may be dependent on the transistor dimensions. Shorts involving power
nodes Vdd and V,, With each X and Y nodes
can enhance the IDDQ drawn by the cel-1.
4. Conclusions

In this paper, we present a detailed examination of the SRAM cell. The results
show that a large fraction of faults cause increase in IDDQ, which suggests that current
testing can be very effective for SRAMs [7].
Some faults may not be detected without using IDDQ monitoring. The cost of testing
can be reduced by designing the memory ar-
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ray for high current testability. The results
presented here can be extracted by considering defects that affect multiple cells. Using
inductive fault analysis, or using industrial
data from actual faulty chips, probabilities
can be assigned to different failure modes.
This can be used for optimization of test
strategies.
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